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Abstract—Voltageunderscalingbelow the nominallevelis
an effective solution for improving energy efficiency in digi-
talcircuits,e.g.,Field Programmable GateArrays(FPGAs).
However,further undervolting below a safe voltage level and
without accompanying frequency scaling leads to timing related
faults,potentialyunderminingtheenergysavings.Through
experimental voltage underscaling studies on commercial FPGAs,
we observed that the rate of these faults exponentialy increases
for on-chip memories,or Block RAMs (BRAMs). To mitigate
these faults,we evaluated the efficiency of the built-in Error-
Correction Code (ECC)and observed thatmore than 90% of
the faults are correctable and further 7% are detectable (but not
correctable).This efficiency is the result ofthe single-bittype
of these faults,which are then effectively covered by the Single-
Error Correction and Double-Error Detection (SECDED) design
of the built-in ECC. Finaly, motivated by the above experimental
observations, we evaluated an FPGA-based Neural Network (NN)
accelerator under low-voltage operations,while built-in ECC is
leveraged to mitigate undervolting faults and thus, prevent NN
significant accuracy loss.In consequence,we achieve 40% of the
BRAM power saving through undervolting below the minimum
safe voltage level,with a negligible NN accuracy loss,thanks to
the substantialfault coverage by the built-in ECC.
I.INTRODUCTION
The power and energy dissipation of digital circuits is directly
related to their supply voltage.Forinstance,in recentyears,
ithas been shown that undervolting,i.e.,voltage underscaling
below the nominallevelthatisa factory seting by vendors,
can substantialy improve the energy efficiency of realhard-
ware including i)processing devices,e.g.,CPUs [1],Graphics
Processing Units (GPUs) [2],Field Programmable Gate Arrays
(FPGAs) [3], Application-specific Integrated Circuits (ASICs) [4]
and i)memory modules,e.g.,Dynamic RAMs (DRAMs) [5]
and Static RAMs (SRAMs)[11].Unlike Dynamic Voltage and
Frequency Scaling (DVFS) technique [12],the frequency is not
normaly scaled down in the undervolting approach. Therefore
energy savings can be more significant;however,timing related
faults can appear,which in turn,can cause applications to crash
or terminate with wrong results. Efficiently mitigating these faults
can alow furtherundervolting.However,existing undervolting
faultmitigation techniquesneed eitherextensive hardware or
redesign.For instance,Razor [13] thatdynamicaly underscales
the voltage until a fault occurs leverages additional delay latches;
and [5] requires major modifications on the memory controler to
dealwith the reduced supply voltages.Alternatively,we aim to
leverage the built-in Eror Corection Code (ECC) of FPGAs to
mitigate these faults,due to increasing iterestto exploitFPGAs
systems in differentdomains such as query processing [6], [7],
[8],[9],NeuralNetwork (NN)[10],among others.ECC is a
class of Hamming code-based faultmitigation technique thatis
conventionaly used to mitigate soft erors [14].This paper aims
to evaluate its efficiency in aggressive low-voltage regions, to the
best of our knowledge for the first time in commercial FPGAs.
The concentration of thispaperison FPGA-based on-chip
memories,orBlock RAMs (BRAMs),as a majorFPGA com-
ponent.BRAMs of the studied commercial FPGAs from Xilinx,
amain vendor,areequipped with a Single-ErorCorection
and Double-ErrorDetection (SECDED)ECC mechanism [15].
Through experiments on a VC707 and two identical samples of
KC705 FPGA platforms,we find thatwith undervolting below
the nominalleveland until ,no observable faults occur;
however,with further voltage reduction faults manifest with an
exponentialy increasing rate,after which the system crashes at
	
 .The conservative voltage margin is confirmed to be on
average 39% of the nominal level, set by the vendor to ensure the
worst-case process and environmentalconditions.Also,through
undervolting below the voltage guardband from  to	
 ,
BRAMs power consumption is further reduced; however,faults
appearin thisregion require faultmitigation-in ourcase by
leveraging ECC.
We experimentaly find thatthe built-in ECC does not incur
considerable poweroverhead while showing good coverage of
undervolting faults with a 90% of corection and a further
7% detection (but notcorrection)capability.Ourexperiments
indicate that most of the undervolting faults manifest themselves
single-bitfaults,which can be very efficiently corected by the
SECDED type built-in ECC.Also,we discoverthatby further
undervolting,corectable faults manifestbefore detectable faults
and in turn,detectable faults manifest before undetectable faults.
This behavior is the consequence of the Fault Inclusion Property
(FIP),i.e.,al faulty bits,if any,at a certain voltage level would
also be faulty (and expanded to other bits)atlowervoltage
levels.Due to this observation of faults behavior,application-
aware run-time undervolting techniques can be deployed,where
the supply voltage is underscaled untilthe firstfaultis detected
(butnotcorected)by the built-in ECC. Finaly,motivated by
above experimentalobservations,we evaluate an FPGA-based
NN accelerator underlow-voltageBRAMsoperations,while
built-in ECC is leveraged to coverundervolting faultsand in
turn,to preventaccuracy loss.In consequence,the totalpower
consumption ofthe acceleratorisreduced by 25.2% through
undervolting BRAMs from the nominal level to the	
 ,with
a negligible NN accuracy loss.
Overal,thispaperaimsto evaluate thebuilt-in ECC
ofaggressively-undervolted BRAMs ofcommercialFPGAs,
associated with the folowing contributions:
 Evaluating the trade-off among fault coverage capability and
power consumption,in FPGA BRAMs equipped with built-
in ECC at low-voltage regions.
 Characterizing the behavioroffaults according to the in-
herentcapability of the built-in ECC,i.e.,SECDEC under
aggressive low-voltage operations.
 Evaluating a low-voltage FPGA-based NN accelerator,pro-
tected by built-in ECC to prevent accuracy loss.
This paper is organized as folows. In Section II,we discuss
the FPGA BRAMs undervolting methodology and experimental
observations.In Section II,we elaborate on the efficiency of
the built-in ECC for the faultmitigation,with a case study
evaluation on NN accelerators, as discussed in Section IV. Section
V reviews the previous work,and finaly,Section VI concludes
and summarizes the paper.
I.UNDERSTANDING FPGA BRAM SUNDERVOLTING
We perform our undervolting experiments on two representative
Xilinx FPGA platforms,i.e.,VC707 and KC705,representing
performance-and power-optimized designs,respectively.Also,
forinvestigating the impactofthe die-to-die process variation,
we repeatour experiments on two identicalsamples of KC705.
VC707 and KC705 are equipped with 2060 and 890 BRAMs,
respectively, distributed al over the chip with the size of 18-kbits
each and with a nominalvoltage of  .Each BRAM
is a matrix of bitcels with 1024 rows and 18 columns. When
ECC is activated, 2-bits per row are reserved as parity; otherwise,
al18-bits can be used as data bits. For the flexibility purpose,
BRAMs can be either individualy accessed or cascaded to build
largermemories.Note thatforthe voltage scaling of BRAMs
( )we use the same methodology of [16],which is
based on Power Management Bus (PMBus) [17].
Finaly,to measure the power consumption,we use realtime
powermeasurementby the voltage regulator reported by PM-
Bus.We reportthe totalpower consumption savings,including
dynamic and static parts through the undervolting. Note that
experimentsareperformed on the defaultand fixed internal
frequency ofBRAMs,i.e.,500MHz [15].In short,we grad-
ualy undervolt untilsystem crashes,while reading
contents of BRAMs.For each voltage level,we record the fault
rate, fault location, and power consumption of BRAMs for further
analysis.
A.BRAM Configuration
In studied platforms, there are several optionsforBRAMs
configurations.Our experimental setup is based on the folowing
configurations:
 Configurationmodes:Weusesimpledual-portmode
BRAMs since itis the only mode that ECC can be acti-
vated.However,the overalvoltage behavior (large voltage
guardband,critical,and crash voltage regions)has experi-
mented on other BRAM modes,and quite similar behavior
is observed.
 Soft- vs.hard-core ECC:Two types of ECC are available
in Xilinx BRAMs,i.e.,soft-and hard-core with the same
functionality.Unlike the hard-core,in the soft-core ECC,
FPGA resources such as LUTs are utilized to implement
the corresponding functionality.Thus,we make ourstudy
on hard-core built-in ECC,which does notrequireany
additional hardware.
 Word width:Our design is based on memory width of 64-
bits since the built-in ECC is optimized for memories with
word-width 64-bits [15]. Note that since the basic BRAMs
word-width is 18-bits, the memory used in our study is built
by automaticaly cascading original BRAMs.
Finaly, note that we access BRAMs in the non-buffered mode
without exploiting RAM FIFO and output registers; thus, any read
operation on-the-fly and directly accesses to BRAMs; in other
words,buffered data is not accessed.
B.Overal Power and Fault Rate Behavior
We experimentaly observe that by undervolting below the
nominalvoltage level,i.e.,  two voltage thresholds
exist.First,minimum safe voltage,i.e., ,which separates
the fault-free orvoltage guardband margin and faulty regions.
This voltage guardband is confirmed to be on average %39 of the
nominal voltage for studied platforms under ambient temperature
and normal environmental conditions; although, slightly different
among platforms.Thislarge gap is added by the vendor to
ensure the worst-case scenarios. In our experiments, eliminating it
delivers more than an order of magnitude power savings without
compromising reliability or performance.The voltage guardband
gap is also confirmed for other devices such as 12% for CPUs
[18], 20% for GPUs [2], and 16% for DRAMs [5]. Second,	

that is the lowest voltage level that our design practicaly operates,
below that FPGA fails. With a slight difference among the FPGA
platforms that we studied,	
 is experimentaly measured to
be 0.54V.
When   , no observable faults occur; how-
ever, further undervolting below , the fault rate exponentialy
increases,forinstance in VC707, up to 0.06% or 652 faults
per1Mbitwhile the powerconsumption is furtherreduced,by
36.1%.As can be seen in Fig. 1,the faultrate in VC707 is
significantly higher than KC705,which can be the consequence
of their architectural differences.Also,a significant difference is
observed between the two samples of KC705. As can be seen,
KC705-A shows a 4.1 higher faultrate than KC705-B,which
can be due to the die-to-die process variation.This experimental
comparison concludes that reliability degradation through aggres-
sive voltage underscaling notonly depends on the architecture
ofthe underlying FPGA but also,itcan significantly vary for
different FPGAs of the same platform.Also,by leveraging ECC
in BRAMs, the fault rate in the critical voltage region below
(a) VC707 (b) KC705-A (c) KC705-B
Fig.1: The efficiency of ECC to mitigate undervolting faults at the critical voltage regions below  .
is significantly reduced by an average of more than 90% for al
platforms, as summarized in Fig. 1, and elaborated in Section II.
II.EFFICIENCY OF FPGA BRAM SBUILT-INECCUNDER
LOW-VOLTAGEOPERATIONS
The built-in ECC mechanism of BRAMs uses Hamming code.
When ECC is activated, parity bits are generated during each
write operation and stored along with the data,at the granularity
ofa single row/word.These parity bits are used during each
read operation of a row to corect single-bitfaults,or to detect
(butnotcorrect)any double-bitfault,termed SECDED.This
section evaluatesthe efficiency and overhead of thisECC in
aggressive low-voltage FPGA BRAMs, according to the behavior
of undervolting faults by undervolting  below .
Note that since the experimental results on the studied platforms
lead to very similar conclusions,in this section and to save the
space,we present experimental results on the only VC707.
A.Built-in ECC Capability
Due to the capability of the built-in ECC in FPGA BRAMs,
we categorize faults into corectable (or single-bit), detectable (or
double-bit), and undetectable (or multiple-bit) faults, as ilustrated
in Fig.2a.Fig.2b shows a histogram of these faulttypes,in
differentvoltage levels atthe criticalvoltage region,i.e.,from
  to	
  on VC707.We observe that:
 The vast majority of these faults are corectable or detectable
(butnotcorectable)by the built-in ECC;forinstance,
more than 90% and a further 7% at	
  are
corectable and detectable,respectively,using the built-in
ECC. This efficiency is the consequence of the inherent type
of the built-in ECC, i.e., SECDED, which we experimentaly
find that it has very good fault coverage due to the relatively
sparse distribution of undervolting faults.
 By further voltage underscaling,corectable faults manifest
before detectable,and in turn, detectable faultsmanifest
beforeundetectablefaults.Through thisobservation,we
leverage the built-in ECC to discover the minimum safe
voltageofFPGA-based NN accelerator, asdiscussed in
Section IV.
The faultsbehaviormentioned above is the consequence
ofthe FaultInclusion Property (FIP).FIP issaid to ex-
istifalthe faulty bits in a certain level of
TABLE I: Power and area overheads of the built-in ECC.
a) Area Utilization (%)
BRAM LUT FF
Without ECC 96% 3% 0.25%
With ECC 100% 12% 0.25%
b) BRAM Power (W)
Vnom= 1V Vmin= 0.61V Vcrash= 0.54V
Without ECC 2.4 0.31 0.198
With ECC — — 0.211
—: Above ,since there is no fault,no need for the ECC.
Tested Memory Size: 512 * (1024 * 64-bits)
are stilfaulty in furtherreduced voltage levels.In other
words,within a memory row which experiences faults,
by furtherundervolting,those initialfaulty bitsare stil
faulty and also potentialy expanded to other bits.Con-
sequently,single-bitfaults can be potentialy converted to
double-bitand similarly,double-bitfaultscan be poten-
tialy converted to multiple-bit faults.FIP was previously
observed forCPU cache structures [19], here we confirm
thatFIP holds for FPGA BRAMs,as wel,as shown as
astacked chartin Fig.2c.Also,asnoted,FIP results
in the behavioras mentioned earlierofthe appearance of
corectable/detectable/undetectable faultsin ECC-activated
FPGA BRAMs.
B.Built-in ECC Overhead
TABLE I(a) includes the area utilization rate of the hardware
design described in Section II.A,to evaluate the area cost of the
built-in ECC. Toward this goal, our hardware design accesses 512
memories each with the size of 1024 rows of 64-bits, which leads
to a ful BRAMs utilization on VC707. As can be seen, the built-in
ECC does not incur considerable area cost since it is a hard-core
unit and internaly embedded within the BRAMs structure. Also,
TABLE I(b) includes the power overhead of the built-in ECC. We
report the power consumption of BRAMs at   
,and	
  .As can be seen,the ECC power
overhead is 13mW or 4.2% at 	
  .In other words,
the power consumption of BRAMs are reduced from 0.31W to
0.211W (31.9% power reduction) with the voltage underscaling
from   to	
  ,by exploiting built-in
ECC to cover a vast majority of faults.
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(a) Ilustration of different fault types in row-column format basic-size
BRAM.
(b) Histogram of different fault types under different voltage levels.
(c) Fault Inclusion Property (FIP): Faulty bitcels stay faulty at lower voltage
levels.
Fig.2:The BehaviorofECC-activated BRAMsfaults,when
 is scaled from   to	
  .
IV.THEEFFICIENCY OF BRAMSECCFORLOW-VOLTAGE
FPGA-BASEDNN ACCELERATOR
In this section, we discuss the efficiency of the built-in ECC of
BRAMs on an FPGA-based NN accelerator, as a case study, under
low-voltage operations at the critical voltage region. We folow the
same implementation methodology of [16] to map NN on FPGA.
In this section, we present the experimental results on VC707 for
MNIST dataset[20];however,we confirm the conclusions for
other studied FPGA platforms as wel as for other NN benchmarks
Fig. 3: Impact of undervolting faults on the classification error of
FPGA-based NN and the efficiency of built-in ECC.
is underscaled atthe criticalregion,i.e.,from  to
	
  for VC707.
such as Forest [21] and Reutres [22].
Further voltage underscaling below the voltage guardband and
toward	
  ,reducesa further40% ofBRAMs
power over  .However,due to undervolting faults
in some ofBRAMs bitcels,the NN accuracy is degraded. In
turn,the classification eror is increased from 2.56% (fault-free
classification eror atthe nominalvoltage level) to 6.15% when
  	
  , see Fig. 3. The NN classification
eror (left y-axis) increases exponentialy, correlated directly with
the fault rate increase in BRAMs (right y-axis),as expected.
To atain the power savings gain ofthe acceleratorwithout
compromising the NN accuracy, we leverage built-in ECC of
FPGA BRAMs.In consequence,the NN classification eror rate
substantialy reduces,thanks to the significantfaultcoverage by
ECC, as shown in Fig. 3. For instance, the NN classification eror
has a 0.56% overhead, i.e., the NN classification eror of 2.56% as
the fault-free classification at the nominal voltage level increases
to 3.12% at  	
  ,when BRAMs are
equipped with built-in ECC. Thisoverhead is6.1 lessthan
experiments on default BRAMs configuration without ECC,i.e.,
3.44% vs.0.56%.
V.RELATEDWORK
Asan effective solution to reduce power and energy con-
sumption,undervolting is recently studied in detail formodern
processors [1], [18], [25], [26], [27]. Also, GPUs [2], DRAMs [5],
and SRAMs [11] are evaluated in low-voltage regimes. In paralel,
FPGAshavealso recently been experimented in part under
low-voltage operations [33],[34],[16],[35];however,without
proposing effective faultmitigation techniques.Industrial-based
projects have also focused on improving the energy efficiency of
hetregenous systems through undervolting [31], [32].Althese
studies indicate thataggressive undervolting below the voltage
guardband margin leads to timing related faults generation. To
mitigate these faults,several solutions are investigated,as briefly
listed below:
 Frequency underscaling:By accompanying frequency un-
derscaling,faults can disappear;however,energy efficiency
improvements can be limited [35]. Also, the implementation
costofthisapproach,i.e.,DVFS isthe need for addi-
tionalonline delay monitoring dedicated hardware. Razor
is an example of such a hardware mechanism that employs
shadow timing latches [13].Recent FPGA implementations
of this approach shows 70% energy saving [30],[12],[28].
Alternatively, our approach more aggressively alows FPGAs
to experience faults with undervolting and later on, employs
the built-in ECC fault mitigation technique of the underlying
hardware,i.e.,FPGA BRAMs.
 Voltage-adapted device controler:[5]extensively investi-
gated the effectof undervolting in DRAMs and to mitigate
faults,a modified version of the memory controler is pre-
sented. The cost of this approach is heavy memory controler
modifications.
Alternatively,we exploit the built-in ECC of BRAMs to cover
undervolting faults.This approach does not require any software
or hardware modification of the available FPGA design. To the
best of our knowledge, such a thorough study on the built-in fault
mitigation techniques in ultra low-voltage regions has not been
undertaken for FPGAs;although,itis in partstudied for CPUs
[18] and caches [29].
Motivated by the efficiency of built-in ECC, we exploititto
preventthe accuracy loss in an ultra-low-voltage FPGA-based
NN accelerator.To the bestofourknowledge,thereisnot
much publicly-available study on NNs with the voltage scaling
oftheunderlying hardware.Existing worksareeitherbased
on simulations [36],[37],[38],[39] or are partialundervolting
studies for customized circuits,i.e.,SRAMs [11] and ASICs [4].
VI.CONCLUSION AND FUTUREWORK
This paper experimentaly evaluated the efficiency of the built-
in ECC of FPGA BRAMs under aggressive low-voltage opera-
tions.Experimentalresults show the significantefficiency of the
built-in ECC,i.e.,faultmitigation withoutconsiderable power
cost.Motivated by these results,we leveraged the built-in ECC
to preventthe accuracy loss in low-power FPGA-based Neural
Network (NN)acceleratorunderaggressive low-voltage opera-
tions.In consequence,below the safe voltage guardband level,
we achieve 40% power saving with the cost of 0.06% of the NN
accuracy loss. As an ongoing work, we are working on the design
of customized ECC designs, accounting to our observations of the
faultbehavior in extremely low-voltage regions of FPGAs, and
applying them to the real-world applications.
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